dan
/
TIC-80-guile
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

no message

This commit is contained in:
BADIM-PC\Vadim 2017-11-30 09:12:34 +03:00
parent f9247f1fcb
commit 7d259c7d9e
1 changed files with 17 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
src/tic.c
View File

@ -1672,31 +1672,42 @@ static void api_blit(tic_mem* tic, u32* out, tic_scanline scanline)
s32 offset = tic->ram.vram.vars.offset.x; s32 offset = tic->ram.vram.vars.offset.x;
s32 count = TIC80_WIDTH; s32 count = TIC80_WIDTH;
s32 index = y * TIC80_WIDTH; s32 index = y * TIC80_WIDTH;
if (offset > 0) {
if (offset > 0)
{
memset4(rowPtr + Left, pal[tic->ram.vram.vars.bg], offset); memset4(rowPtr + Left, pal[tic->ram.vram.vars.bg], offset);
count -= offset; count -= offset;
colPtr += offset; colPtr += offset;
} else { }
else
{
count += offset; count += offset;
index -= offset; index -= offset;
} }
// copy the first pixel if the line is not alligned to bytes. // copy the first pixel if the line is not alligned to bytes.
if (index & 1 && count > 0) { if (index & 1 && count > 0)
{
*colPtr++ = pal[tic_tool_peek4(tic->ram.vram.screen.data, index)]; *colPtr++ = pal[tic_tool_peek4(tic->ram.vram.screen.data, index)];
index++; index++;
count--; count--;
} }
for(s32 c = 0, di = index/2; c < count/2; c++)
for(s32 c = 0, di = index >> 1; c < count >> 1; c++)
{ {
// copy two pixels in one cycle // copy two pixels in one cycle
u8 val = ((u8*)tic->ram.vram.screen.data)[di++]; u8 val = tic->ram.vram.screen.data[di++];
*colPtr++ = pal[val & 0xf]; *colPtr++ = pal[val & 0xf];
*colPtr++ = pal[val >> 4]; *colPtr++ = pal[val >> 4];
} }
// copy the remaining pixel // copy the remaining pixel
if (count & 1) *colPtr = pal[tic_tool_peek4(tic->ram.vram.screen.data, index + count/2*2)]; if (count & 1) *colPtr = pal[tic_tool_peek4(tic->ram.vram.screen.data, index + count/2*2)];
if (offset < 0) memset4(rowPtr + Left + TIC80_WIDTH + offset, pal[tic->ram.vram.vars.bg], -offset); if (offset < 0) memset4(rowPtr + Left + TIC80_WIDTH + offset, pal[tic->ram.vram.vars.bg], -offset);
} else { }
else
{
memset4(rowPtr + Left, pal[tic->ram.vram.vars.bg], TIC80_WIDTH); memset4(rowPtr + Left, pal[tic->ram.vram.vars.bg], TIC80_WIDTH);
} }